Skip to Main content Skip to Navigation
Journal articles

Embedded system for contrast enhancement in low-vision

Abstract : This paper presents a real-time contrast enhancement system, implemented in FPGA and adapted to display the processed images on a Head Mounted Display (HMD). A novel visual processing scheme is proposed which combines a version of the algorithm known as Contrast Limited Adaptive Histogram Equalization (CLAHE) with a spatial filtering based on a bio-inspired retina model. The system is designed so that visually impaired people can improve their functionality in environments with non-uniform lighting or with abrupt changes in lighting conditions. The parallelism offered by FPGA devices allow to achieve real-time processing with VGA-resolution images, reaching up to 60 frames per second. This system, developed on a FPGA of reduced complexity, has been compared in performance with a parallel implementation on a portable platform based on GPU.
Document type :
Journal articles
Complete list of metadata
Contributor : Odile Malbec Connect in order to contact the contributor
Submitted on : Thursday, October 21, 2021 - 3:09:53 PM
Last modification on : Monday, November 8, 2021 - 6:32:02 PM
Long-term archiving on: : Saturday, January 22, 2022 - 7:24:34 PM


 Restricted access
To satisfy the distribution rights of the publisher, the document is embargoed until : jamais

Please log in to resquest access to the document




P Martínez Cañada, C Morillas, R Ureña, J M Gómez López, F J Pelayo. Embedded system for contrast enhancement in low-vision. Journal of Systems Architecture, Elsevier, 2012, 59, pp.30 - 38. ⟨10.1016/j.sysarc.2012.10.005⟩. ⟨inserm-03390812⟩



Record views