index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

RSA Training Side-Channel Analysis PUF Machine learning STT-MRAM SCA MRAM Temperature sensors Hardware security Hardware CPA Application-specific VLSI designs Computational modeling Lightweight cryptography Protocols Side-Channel Analysis SCA Security services Information leakage Tunneling magnetoresistance Field Programmable Gates Array FPGA Side-channel attack AES Aging Countermeasure Magnetic tunnel junction Sécurité Side-Channel Attacks Side-channel analysis Power demand Security Switches Linearity Estimation Energy consumption Randomness Intrusion detection Reverse-engineering Random access memory Voltage Resistance Sensors FPGA Side-channel attacks SCA SoC Writing Logic gates Simulation Costs Reverse engineering Mutual Information Analysis MIA Dual-rail with Precharge Logic DPL Magnetic tunneling Process variation FDSOI Variance-based Power Attack VPA Masking Robustness Transistors Fault injection attack GSM Countermeasures Cryptography Differential Power Analysis DPA Power-constant logic Routing Field programmable gate arrays Internet of Things Side-channel attacks Neural networks Steadiness Asynchronous Masking countermeasure Defect modeling Formal methods Authentication Filtering TRNG Reliability Security and privacy Receivers Loop PUF Signal processing algorithms CRT Fault injection Coq Confusion coefficient Spin transfer torque Formal proof Convolution 3G mobile communication Electromagnetic Differential power analysis DPA Dynamic range DRAM Circuit faults ASIC Elliptic curve cryptography Image processing OCaml

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations